Reconfigurable pseudo-NMOS-like logic with hybrid MOS and single-electron transistors

نویسندگان

  • Xiaobao Chen
  • Zuocheng Xing
  • Bingcai Sui
  • Shi-Ce Ni
چکیده

A novel reconfigurable hybrid single electron transistor/MOSFET (SETMOS) circuit architecture, namely, reconfigurable pseudo-NMOS-like logic is proposed. Based on the hybrid SETMOS inverter/buffer circuit cell, reconfigurable pseudo-NMOS-like logics that can work normally at room temperature are constructed. This kind of reconfigurable logic can implement up to 2n sorts of functions at n inputs with different configurations. It only consumes 1 PMOS transistor, 1 NMOS transistor and n SETs, which reduces logic-gate density and power consumption significantly.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Reduction of Subthreshold Leakage Current in MOS Transistors

Submitted: Jun 27, 2013; Accepted: Aug 5, 2013; Published: Oct 3, 2013 Abstract: This paper presents a layout technique (double-finger and four-finger) for subthreshold leakage reduction in MOS transistor. NMOS and PMOS when simulated in different layout techniques show considerable reduction in subthreshold leakage and junction leakage currents by the use of double-finger and four-finger techn...

متن کامل

VLSI implementations of threshold logic-a comprehensive survey

This paper is an in-depth review on silicon implementations of threshold logic gates that covers several decades. In this paper, we will mention early MOS threshold logic solutions and detail numerous very-large-scale integration (VLSI) implementations including capacitive (switched capacitor and floating gate with their variations), conductance/current (pseudo-nMOS and output-wired-inverters, ...

متن کامل

Behavioral Analysis of Different ALU Architectures

Digital design is an amazing and very broad field. The applications of digital design are present in our daily life, including Computers, calculators, video cameras etc. In fact, there will be always need for high speed and low power digital products which makes digital design a future growing business. Low power and high speed is challenging work in processor design. Implementing power optimiz...

متن کامل

CMOS Implementation of a Multiple-Valued Logic Signed-Digit Full Adder Based on Negative-Differential-Resistance Devices

This paper presents a fully integrated implementation of a multivalued-logic signed-digit full adder (SDFA) circuit using a standard 0.6m CMOS process. The radix-2 SDFA circuit, based on two-peak negative-differential-resistance (NDR) devices, has been implemented using MOS-NDR, a new prototyping technique for circuits that combine MOS transistors and NDR devices. In MOS-NDR, the folded current...

متن کامل

Low power combinational circuit based on Pseudo NMOS logic

Different logic families have been proposed from several years to improve the performance of the high speed circuits. Mostly used logic family is CMOS which requires equal number of nMOS and pMOS transistor but in some application it may be required to reduce the area. Pseudo nMOS logic is one of the alternative for that .In this paper, NOR-XOR, NAND-XOR and other combinational circuit using ps...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Electronic Express

دوره 10  شماره 

صفحات  -

تاریخ انتشار 2013